

RK3566_L (VCCIO5 Domain)

U6L

VCCIO5 Domain
Operating Voltage=1.8V/3.3V

VOP BT1120 D0	/ SPI1 CS0 M1			/ SDMMC2 D0 M1	/ GPIO3 A1 d	1U5
VOP BT1120 D1		/ GMAC1 TXD2 M0	/ I2S3 MCLK M0	/ SDMMC2 D1 M1	/ GPIO3 A2 d	AR10
VOP BT1120 D2		/ GMAC1 TXD3 M0	/ I2S3 SCLK M0	/ SDMMC2 B2 M1	/ GPIO3 A3 d	AP10
VOP BT1120 D3		/ GMAC1 RXD2 M0	/ I2S3 LRCK M0	/ SDMMC2 B3 M1	/ GPIO3 A4 d	AR9
VOP BT1120 D4		/ GMAC1 RXD3 M0	/ I2S3 SDO M0	/ SDMMC2 CMD M1	/ GPIO3 A5 d	AP9
VOP BT1120 CLK		/ GMAC1 TXCLK M0	/ I2S3 SDI M0	/ SDMMC2 CLK M1	/ GPIO3 A6 d	1U4
VOP BT1120 D5		/ GMAC1 RXCLK M0		/ SDMMC2 DET M1	/ GPIO3 A7 d	1V3
VOP BT1120 D6		/ ETH1 REFCLK0 25M M0		/ SDMMC2 PWREN M1	/ GPIO3 B0 d	AR7
PWM8 M0	/ VOP BT1120 D7	/ GMAC1 RXD0 M0	/ UART4 RX M1		/ GPIO3 B1 d	AP7
PWM9 M0	/ VOP BT1120 D8	/ GMAC1 RXD1 M0	/ UART4 TX M1		/ GPIO3 B2 d	AR6
VOP BT1120 D9	/ I2C5 SCL M0	/ GMAC1 RXDV CRS M0		/ PDM SDI0 M2	/ GPIO3 B3 d	AP6
VOP BT1120 D10	/ I2C5 SDA M0	/ GMAC1 RXER M0		/ PDM SDI1 M2	/ GPIO3 B4 d	1U3
PWM10 M0	/ VOP BT1120 D11	/ I2C3 SCL M1	/ GMAC1 TXD0 M0		/ GPIO3 B5 d	1T4
PWM11 IR M0	/ VOP BT1120 D12	/ I2C3 SDA M1	/ GMAC1 TXD1 M0		/ GPIO3 B6 d	1V2
PWM12 M0		/ GMAC1 TXEN M0	/ UART3 TX M1	/ PDM SDI2 M2	/ GPIO3 B7 d	AP5
PWM13 M0		/ GMAC1 MCLKINOUT M0	/ UART3 RX M1	/ PDM SDI3 M2	/ GPIO3 C0 d	AR4
VOP BT1120 D13	/ SPI1 MOSI M1		/ PCIE20 PERSTn M1	/ I2S1 SDO2 M2	/ GPIO3 C1 d	AP4
VOP BT1120 D14	/ SPI1 MISO M1		/ UART5 TX M1	/ I2S1 SDO3 M2	/ GPIO3 C2 d	AP3
VOP BT1120 D15	/ SPI1 CLK M1		/ UART5 RX M1	/ I2S1 SCLK RX M2	/ GPIO3 C3 d	AR2
PWM14 M0	/ VOP PWM M1	/ GMAC1 MDC M0	/ UART7 TX M1	/ PDM CLK1 M2	/ GPIO3 C4 d	1P3
PWM15 IR M0	/ SPDIF TX M1	/ GMAC1 MDIO M0	/ UART7 RX M1	/ I2S1 LRCK RX M2	/ GPIO3 C5 d	1P4
				VCCIO5_1		1N5
				VCCIO5_2		1N6

RK3566
BGA565_15R50x14R40x0R90

Note:



Caps of between dashed green lines and U1000 should be placed under the U1000 package

Note:

If VCCIO5 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO5 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO5 will be abnormal.

The VCCIO5 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of VCCIO5 will be damaged!




TOP Mark

BOTTOM Mark

Rockchip Confidential

Geniatech Geniatech Electronics Co., Ltd				
Project:	RK3566_BOX_Demo1_DDR4P408DD4			
File:	29.Mark/Hole/Heatsink			
Date:	Thursday, January 12, 2023	Rev:	<Revision>	
Designed by:	<designer>	Reviewed by:	<Checker>	Sheet: 30 of 30

- << SDMMC1_D0
- << SDMMC1_D1
- << SDMMC1_D2
- << SDMMC1_D3
- << SDMMC1_CMD
- << SDMMC1_CLK
- << WIFI_REG_ON_H_GPIO2_B1
- << WIFI_WAKE_HOST_H_GPIO2_B2
- << UART1_RX_M0
- << UART1_TX_M0
- << UART1_RTSn_M0
- << UART1_CTSn_M0
- << BT_REG_ON_H_GPIO2_B7
- << BT_WAKE_HOST_H_GPIO2_C0
- << HOST_WAKE_BT_H_GPIO2_C1
- << SOC_PCM_SYNC
- << SOC_PCM_OUT
- << SOC_PCM_IN
- << SOC_PCM_CLK
- << CLK32K_OUT1_WIFI



Please choose IO voltage values according to the real mounted module and modify the corresponding software configuration.

Note:
 Yes: option circuit be mounted
 No: option circuit not be mounted

OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3	OPTION4	OPTION5
	a	b/g/n	ac	5GHz								
AW-CM256SM	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	No	No
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71-3.6V	Yes	Yes	No	No	No
AP6256/AP6255 <i>Default</i>	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.71-3.6V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0	No	No
RTL8189ETV Module F89FTSM12-W3	No	Yes	No	No	No	Module Integrated	1.8-3.3V	No	No	No	No	No
RTL8723DS Module 6223A-SRD	No	Yes	No	No	4.2	Module Integrated	1.62-3.6V	No	No	No	Yes	Yes
RTL8821CS Module 6221A-SRC	Yes	Yes	Yes	Yes	4.2	Module Integrated	1.7-3.45V	No	No	No	No	No

Geniatech Geniatech Electronics Co., Ltd






Project: **RK3566_BOX_Demo1_DDR4P408DD4**

File: **26.WIFI/BT-SDIO1_1T1R+UART**

Date: Sunday, February 12, 2023



Designed by: <designer> Reviewed by: <Checker> Sheet: 27 of 30

- >>HDMI_TX2P_PORT
- >>HDMI_TX2N_PORT
- >>HDMI_TX1P_PORT
- >>HDMI_TX1N_PORT
- >>HDMI_TX0P_PORT
- >>HDMI_TX0N_PORT
- >>HDMI_TXCLKP_PORT
- >>HDMI_TXCLKN_PORT
- <<>>HDMITX_SCL
- <<>>HDMITX_SDA
- <<>>HDMITX_CEC_M0
- <<>>HDMI_TX_HPDIN



Geniatech Geniatech Electronics Co., Ltd			
Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	25.VO-HDMI2.0 TX		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
	Sheet:	26 of 30	

MIPI_CSI_RX 4Lanes Interface



Close to FPC Connector

Geniatech Geniatech Electronics Co., Ltd


Project: RK3566_BOX_Demo1_DDR4P408DD4

File: 24.VI-Camera_MIPI_CSI_1x 4Lanes



Date: Thursday, January 12, 2023 Rev: <Revision>

Designed by: <designer> Reviewed by: <Checker> Sheet: 25 of 30

- >>eMMC_D0/FLASH_D0
- >>eMMC_D1/FLASH_D1
- >>eMMC_D2/FLASH_D2
- >>eMMC_D3/FLASH_D3
- >>eMMC_D4/FLASH_D4
- >>eMMC_D5/FLASH_D5
- >>eMMC_D6/FLASH_D6
- >>eMMC_D7/FLASH_D7
- <<>>eMMC_CMD/FLASH_WRn
- >>eMMC_CLKOUT/FLASH_DQS
- <<>>eMMC_DATA_STROBE/FLASH_CLE
- >>eMMC_RSTn/FLASH_WPn



No need to double layout with Nand Flash, 0R resistor can be omitted



If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted, @SPI Flash is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted, @SPI Flash is not mounted when SPI Flash is used, the option is that SPI Flash is mounted, @eMMC is not mounted, @Nand is not mounted

EMMC B153 2L @eMMC
BGA153_13RX11R5X0R9_2L


Geniatech Geniatech Electronics Co., Ltd

Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	23.Flash-eMMC Flash		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	24	of	30

<<FLASH_VOL_SEL

Flash Power Manage

	VCCIO2 domain voltage: Recommend voltage value (VCCIO_FLASH)	FLASH_VOL_SEL state decided to VCCIO2 domain IO driven by default
eMMC	1.8V	FLASH_VOL_SEL --> Logic=H
Nand flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)
SPI flash	Default 3.3V, Adjust according to demand 1.8V	FLASH_VOL_SEL --> Logic=L(Default)



Note:
FLASH_VOL_SEL state decided
to VCCIO2 domain IO driven by default
Logic=L: 3.3V IO driven
Logic=H: 1.8V IO driven


Geniatech Geniatech Electronics Co., Ltd

Project: RK3566_BOX_Demo1_DDR4P408DD4


File: 20.Power_Flash Power Manage

Date: Thursday, January 12, 2023 Rev: <Revision>

Designed by: <designer> Reviewed by: <Checker> Sheet: 21 of 30




VDDA_0V9




VCC_DDR

LPDDR4=1.1V




VDD_LOGIC/GPU/NPU

0.81-1.1V Max:3A
0.92V



VDD_CPU

0.81-1.2V Max:3A
0.955V



VCC_3V3

VCC_3V3 power supply has power on timing requirements, can not be deleted!

VCC_1V8


VCCA_1V8

Rockchip Confidential



Geniatech Geniatech Electronics Co., Ltd	
Project:	RK3566_BOX_Demo1_DDR4P408DD4
File:	19.Power_DiscretePower
Date:	Thursday, January 12, 2023
Designed by:	<designer>
Reviewed by:	<Checker>
Rev:	<Revision>
Sheet:	20 of 30

12V/3A DCIN

VCC5V0_SYS



VCC3V3_SYS



WORKING LEDEN H GPIO0 C3
LED GPIO0 C2
LED GPIO0 C7

Geniatech Geniatech Electronics Co., Ltd


Project: RK3566_BOX_Demo1_DDR4P408DD4

File: 18.Power_DC IN 12V



Date: Thursday, January 12, 2023 Rev: <Revision>

Designed by: <designer> Reviewed by: <Checker> Sheet: 19 of 30

RK3566_H (VCCIO1 Domain)



RK3566
BGA565_15R50x14R40x0R90



Note:
If VCCIO1 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO1 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO1 will be abnormal.


The VCCIO1 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of VCCIO1 will be damaged!

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential


Geniatech Geniatech Electronics Co., Ltd			
Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	17.RK3566_Audio Interface		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	18 of 30		

RK3566_R (MIPI_DSI_TX0/LVDS_TX0)




RK3566
BGA565_15R50x14R40x0R90

RK3566_S (MIPI_DSI_TX1)



RK3566
BGA565_15R50x14R40x0R90

RK3566_T (eDP TX)




RK3566
BGA565_15R50x14R40x0R90

Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3566_Q (HDMI2.0 TX)



RK3566
BGA565_15R50x14R40x0R90

Geniatech Geniatech Electronics Co., Ltd

Project: RK3566_BOX_Demo1_DDR4P408DD4


File: 15.RK3566_VO Interface_1

Date: Thursday, January 12, 2023

Rev: <Revision>


Designed by: <designer> **Reviewed by:** <Checker> **Sheet:** 16 of 30

RK3566_P (MIPI_CSI_RX)



Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3566_M (VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7

Note:
If VCCIO6 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!


If the VCCIO6 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO6 will be abnormal.

The VCCIO6 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of VCCIO6 will be damaged!

Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input


Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3566_K (VCCIO4 Domain)




Note:
If VCCIO4 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!
If the VCCIO4 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO4 will be abnormal.
The VCCIO4 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of VCCIO4 will be damaged!

RK3566_O (SARADC/OTP)



RK3566_N (VCCIO7 Domain)



Note:
If VCCIO7 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!
If the VCCIO7 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO7 will be abnormal.
The VCCIO7 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of VCCIO7 will be damaged!



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

Geniatech Geniatech Electronics Co., Ltd	
Project:	RK3566_BOX_Demo1_DDR4P408DD4
File:	13.RK3566_SARADC/GPIO
Date:	Thursday, January 12, 2023
Rev:	<Revision>
Designed by:	<designer>
Reviewed by:	<Checker>
Sheet:	14 of 30

RK3566_U (USB3.0/PCIe2.0 x1)



RK3566_V (USB2.0 HOST)



Note:
 Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package


Geniatech Geniatech Electronics Co., Ltd	
Project:	RK3566_BOX_Demo1_DDR4P408DD4
File:	12.RK3566_USB/PCIe PHY
Date:	Thursday, January 12, 2023
Rev:	<Revision>
Designed by:	<designer>
Reviewed by:	<Checker>
Sheet:	13 of 30

RK3566_I (VCCIO2 Domain)



Note:
Reserve TestPoint for put the system into Maskrom mode to update the firmware

RK3566_J (VCCIO3 Domain)




Note:
If VCCIO3 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

If the VCCIO3 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of VCCIO3 will be abnormal.

The VCCIO3 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of VCCIO3 will be damaged!

Geniatech Geniatech Electronics Co., Ltd			
Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	11.RK3566_Flash/SD Controller		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	12	of	30

RK3566_G (OSC/PLL/PMUIO1/2)




Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Note:
If PMUIO2 domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!


If the PMUIO2 hardware has been modified to 1.8V power supply, and the corresponding DTS must be modified to 1.8V configuration, otherwise the IO function of PMUIO2 will be abnormal.

The PMUIO2 hardware has been modified to 3.3V power supply, if the software DTS configuration is still 1.8V configuration, otherwise the IO of PMUIO2 will be damaged!

RK3566_F (DDR PHY)



RK3566
BGA565_15R50x14R40x0R90



Geniatech Geniatech Electronics Co., Ltd

Project: RK3566_BOX_Demo1_DDR4P408DD4


File: 09.RK3566_DDR PHY

Date: Thursday, January 12, 2023 Rev: <Revision>

Designed by: <designer> Reviewed by: <Checker> Sheet: 10 of 30


I2C MAP

RK3566



Geniatech Geniatech Electronics Co., Ltd			
Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	07.I2C Bus Map		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	8	of	30


Power Sequence



Power Supply	Channel	Supply Limit	Power Name	Time Slot	Default Voltage
VCC12V_DCIN	BUCK	3.0A	VCC5V0_SYS	Slot:0	3.3V
VCC12V_DCIN	BUCK	3.0A	VCC3V3_SYS	Slot:1	5.2V
VCC3V3_SYS			VCC3V3_PMUIO	Slot:1	3.3V
VCC3V3_SYS	LDO	0.3A	VDDA_0V9	Slot:2	0.9V
VCC3V3_SYS	LDO	0.3A	VCC2V5_DDR	Slot:2	2.5V
VCC5V0_SYS	BUCK	3.0A	VDD_LOGIC/GPU/NPU	Slot:3	0.9V
VCC5V0_SYS	BUCK	5.0A	VDD_CPU	Slot:3	0.9V
VCC3V3_SYS	LDO	0.5A	VCC_1V8	Slot:4	1.8V
VCC3V3_SYS	LDO	0.5A	VCCA_1V8	Slot:4	1.8V
VCC5V0_SYS	BUCK	1.5A	VCC_DDR	Slot:4	1.2V DDR4
VCC3V3_SYS	MOS	2A	VCC_3V3	Slot:5	3.3V
VCC5V0_SYS	LDO	0.5A	VCCIO_SD	Slot:5A	3.3V
VCC3V3_PMUIO	RESETn				
VCC3V3_SYS	LDO	0.5A	VCC1V8_DOVDD_DVP0		1.8V
VCC3V3_SYS	LDO or BUCK	0.5A/1A	VDD1V2_DVDD_DVP0		1.2V
VCC5V0_SYS	LDO	0.5A	VCC2V8_DVP0		2.8V


Power Diagram

12V Adapter



Rockchip Confidential

RK3566 Ref Block Diagram



Revision History

Version	Date	By	Change Description	Approved
V1.0	2021-01-05	Zhangdz	1:Revision preliminary version	
V1.1	2021-01-27	Zhangdz	1:Add DDR4 8bit supports CS1/ODT1 2:Change IR to PWM3_IR	
V1.2	2021-06-07	Zhangdz	1:Add IO domain description 2:Update DDR4 PCB package library, compatible with large capacity DDR4	

Geniatech Geniatech Electronics Co., Ltd

Project: RK3566_BOX_Demo1_DDR4P408DD4

File: 02.Revision History

Date: Thursday, January 12, 2023 Rev: <Revision>

Designed by: <designer> Reviewed by: <Checker> Sheet: 3 of 30

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Diagram
Page 6	05.Power Sequence
Page 7	06.IO Power Domain Map
Page 8	07.I2C Bus Map
Page 9	10.RK3566_Power/GND
Page 10	11.RK3566_DDR PHY
Page 11	12.RK3566_OSC/PLL/PMUIO
Page 12	13.RK3566_Flash/SD Controller
Page 13	14.RK3566_USB/PCIe PHY
Page 14	15.RK3566_SARADC/GPIO
Page 15	16.RK3566_VI Interface
Page 16	17.RK3566_VO Interface_1
Page 17	18.RK3566_VO Interface_2
Page 18	19.RK3566_Audio Interface
Page 19	20.Power_DC IN 12V
Page 20	21.Power_DiscretePower
Page 21	23.Power_Flash Power Manage
Page 22	25.USB2/USB3 Port
Page 23	36.DRAM-DDR4_4x8bit_78P
Page 24	40.Flash-eMMC Flash
Page 25	41.Flash-Nand Flash(Optional)
Page 26	42.Flash-MicroSD Card
Page 27	45.VI-Camera_Power
Page 28	47.VI-Camera_MIPI_CSI_1x4Lanes
Page 29	50.VO-HDMI2.0 TX
Page 30	62.WIFI/BT-SDIO1_2T2R + UART
Page 31	68.Ethernet-GEPHY_RGMII1
Page 32	76.Audio-S/PDIF TX Port
Page 33	83.SATA-SATA3.0 Slot_7P
Page 34	90.IR Receiver
Page 35	91.Debug UART
Page 36	99.Mark/Hole/Heatsink
Page 37	
Page 38	
Page 39	
Page 40	
Page 41	
Page 42	
Page 43	
Page 44	
Page 45	
Page 46	
Page 47	
Page 48	
Page 49	
Page 50	
Page 51	
Page 52	
Page 53	

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description

Note

Option

Notes

- NOTE 1:**
Component parameter description
 1. DNP stands for component not mounted temporarily
 2. If Value or option is DNP, which means the area is reserved without being mounted

- NOTE 2:**
 Please use our recommended components to avoid too many changes.
 For more informations about the second source, please refer to our AVL.

Geniatech Geniatech Electronics Co., Ltd			
Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	01.Index and Notes		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	2 of 30		

Schematics For RK3566 BOX

RK3566_BOX_Demo1_DDR4P408DD4_V12


Main Functions Introduction

- 1) PMIC: DiscretePower(DCIN 12V)
- 2) RAM: DDR4 4x8Bit
- 3) ROM: eMMC,Nand Flash(Optional)
- 4) Support: 1 x Micro SD Card3.0
- 5) Support: 1 x SATA3.0 Connector (7pin)
- 6) Support: 1 x USB2.0 OTG + 1 x USB3.0 HOST + 2 x USB2.0 HOST
- 7) Support: 1 x HDMI2.0 TX
- 8) Support: 1 x Optical S/PDIF TX
- 9) Support: 1 x 4Lane MIPI CSI RX
- 10) Support: 1 x 10/100/1000 Ethernet(RGMII)
- 11) Support: 1 x a/b/g/n/ac Wi-Fi + BT 5.0(2T2R)
- 12) Support: 1 x IR Receiver
- 13) Support: 1 x Recovery Key
- 14) Support: 1 x Power LED,1 x Working LED,1 x IR LED,1 x SATA ACT LED
- 15) Support: Debug UART

Geniatech Geniatech Electronics Co., Ltd			
Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	00.Cover Page		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker> Sheet: 1 of 30



>>> USB_OTG0_DP
 >>> USB_OTG0_DM
 <<< USB_OTG0_VBUSDET

>>> USB3_HOST1_DP
 >>> USB3_HOST1_DM




USB2.0 OTG0

TypeC Port



USB3.0 HOST1

TypeC Port



USB2.0 HOST2

USB2.0 HOST3

Geniatech Geniatech Electronics Co., Ltd	
Project:	RK3566_BOX_Demo1_DDR4P408DD4
File:	Z1.USB2/USB3 Port
Date:	Thursday, January 12, 2023
Designed by:	<designer>
Reviewed by:	<checker>
Sheet:	22 of 30

IO Power Domain Map

If IO domain power voltage is adjusted, the software DTS configuration must be updated synchronously, otherwise the IO may be damaged!

IO Domain	Pin Num	Support IO Voltage		Notes	Default IO Domain Voltage		
		3.3V	1.8V		Supply Power Net Name	Power Source	Voltage
PMUIO0 (PMUPLL_AVDD_1V8)	Pin 1N18	✗	✓	PMUIO0 are fixed 1.8V level mode, which cannot be configured.	VCCA_1V8	VCCA_1V8	1.8V
PMUIO1	Pin 1P16	✓	✗	PMUIO1 are fixed 3.3V level mode, which cannot be configured.	VCC3V3_PMUIO	VCC3V3_SYS	3.3V
PMUIO2	Pin 1N15	✓	✓	PMUIO2 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC3V3_PMUIO	VCC3V3_SYS	3.3V
VCCIO1	Pin 1D13	✓	✓	VCCIO1 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V
VCCIO2	Pin 1C13	✓	✓	VCCIO2 supports 1.8V or 3.3V level mode Default is configured by hardware, namely PIN "FLASH_VOL_SEL" state determines which mode to work in.[1][2]	VCCIO_FLASH	VCC_1V8	1.8V
VCCIO3	Pin 1F17	✓	✓	VCCIO3 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2][3]	VCCIO_SD	VCCIO_SD	3.3V
VCCIO4	Pin 1E16	✓	✓	VCCIO4 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCCIO_WL	VCC_1V8	1.8V
VCCIO5	Pin 1N5 Pin 1N6	✓	✓	VCCIO5 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	NC		
VCCIO6	Pin 1L4 Pin 1L5	✓	✓	VCCIO6 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_1V8	VCC_1V8	1.8V
VCCIO7	Pin 1N8	✓	✓	VCCIO7 supports 1.8V or 3.3V level mode Support configurable but require that their hardware power supply voltages must be consistent with the software configuration correspondingly.[2]	VCC_3V3	VCC_3V3	3.3V







→ For example, the VCCIO4 hardware has been modified to 3.3V power supply, and the corresponding DTS must be modified to 3.3V configuration, otherwise the IO of VCCIO4 will be damaged.

If a board needs to be compatible with two voltage choices, recommended to enable HW_ID


Notes

- [1]: When VCCIO2 voltage is connected to 1.8V, FLASH_VOL_SEL must be high
When VCCIO2 voltage is connected to 3.3V, FLASH_VOL_SEL must be low
If VCCIO2 power supply voltage and FLASH_VOL_SEL fails to meet the above relationship, its function will be abnormally (for example, it cannot be started normally) or IO will be damaged.
- [2]: When the IO domain power supply voltage is 1.8V, the IO domain voltage configuration in DTS must be set to 1.8V mode.
If it is misconfigured to 3.3V mode, the IO function of this power domain will be abnormally;
When the IO domain power supply voltage is 3.3V, the IO domain voltage configuration in DTS must be set to 3.3V mode.
If it is misconfigured to 1.8V mode, the IO in this power domain will be in overvoltage state, and the IO will be damaged after long-term operation.
- [3]: When VCCIO3 IO domain is assigned as SD card function,:
If SD3.0 mode is to be supported, VCCIO3 power supply voltage must be support configurable, 3.3V in SD2.0 mode and 1.8V in SD3.0 mode.
If only SD2.0 mode is supported (SD3.0 card only works in SD2.0 mode), VCCIO3 only needs fixed power supply of 3.3V.
When VCCIO3 IO domain is assigned as other function,:
Such as uart5 and uart6, then note [2] should be followed

Debug UART2



1	VCC3.3V_IO	2	VCC5V_SYS
3	GP8A4_I2C1_SDA	4	VCC5V_SYS
5	GP8A5_I2C1_SCL	6	GND
7	GP0C1_CLKOUT	8	GP5B1_UART1TX
9	GND	10	GP5B0_UART1RX
11	GP5B4_SPI0CLK_UART4CTS_N	12	GP6A0_PCM/I2S_CLK
13	GP5B6_SPI0_TXD_UART4TX	14	GND
15	GP5B7_SPI0_RXD_UART4RX	16	GP5B2_UART1CTS_N
17	VCC33_IO	18	GP5B3_UART1RTS_N
19	GP8B1_SPI2TXD	20	GND
21	GP8B0_SPI2RXD	22	GP5C3
23	GP8A6_SPI2CLK	24	GP8A7_SPI2CSN0
25	GND	26	GP8A3_SPI2CSN1
27	GP7C1_I2C4_SDA	28	GP7C2_I2C4_SCL
29	GP5B5_SPI0CSN0_UART4RTS_N	30	GND
31	GP5C0_SPI0CSN1	32	GP7C7_UART2TX_PWM3
33	GP7C6_UART2RX_PWM2	34	GND
35	GP6A1_PCM/I2S_FS	36	GP7A7_UART3RX
37	GP7B0_UART3TX	38	GP6A3_PCM/I2S_SDI
39	GND	40	GP6A4_PCM/I2S_SDO



Geniatech Geniatech Electronics Co., Ltd


Project: RK3566_BOX_Demo1_DDR4P408DD4

File: 27.40pin-Header & UART

Date: Thursday, January 12, 2023 Rev: <Revision>

Designed by: <designer> Reviewed by: <Checker> Sheet: 28 of 30

Rockchip Confidential




VCC1V8_DDR

Geniatech Geniatech Electronics Co., Ltd


Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	22.DRAM-LPDDR4X_1X32bit_200P		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	23	of	30

EEPROM



Addr : 0x50

Encryption IC



Addr : 0x3d

Geniatech Geniatech Electronics Co., Ltd

Project:	RK3566_BOX_Demo1_DDR4P408DD4		
File:	28.EEPROM&Encryption IC		
Date:	Thursday, January 12, 2023	Rev:	<Revision>
Designed by:	<designer>	Reviewed by:	<Checker>
Sheet:	29 of 30		